

# Logic Design (continued)

## XOR Revisited

XOR is also called **modulo-2** addition.


A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$A \oplus B = 1$  only when there are an odd number of 1's in  $(A, B)$ . The same is true for  $A \oplus B \oplus C$  also.

$$\left. \begin{array}{l} 1 \oplus A = \overline{A} \\ 0 \oplus A = A \end{array} \right\} \text{Why?}$$

## Logic Design Examples


### Half Adder




$$S = A \oplus B$$

$$C = A \cdot B$$

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



## Full Adder



A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = A \cdot B + B \cdot C_{in} + A \cdot C_{in}$$

**Question.** Can you design a full adder using two half-adders (and a few gates if necessary)?

## Decoders

A typical decoder has  $n$  inputs and  $2^n$  outputs.



A 2-to-4 decoder and its truth table

$$D_3 = A \cdot B$$

$$D_2 = A \cdot \bar{B}$$

$$D_1 = \bar{A} \cdot B$$

$$D_0 = \bar{A} \cdot \bar{B}$$

Draw the circuit of this decoder.

The decoder works per specs

when (Enable = 1). When Enable = 0,


all the outputs are 0.

**Exercise.** Design a 3-to-8 decoder.

**Question.** Where are decoders used?

## Encoders

A typical encoder has  $2^n$  inputs and n outputs.




A 4-to-2 encoder and its truth table

$$A = D_1 + D_3$$

$$B = D_2 + D_3$$

## Multiplexor

It is a **many-to-one switch**, also called a **selector**.



$$S = 0, F = A$$

$$S = 1, F = B$$

*Specifications of the mux*

A 2-to-1 mux

$$F = \overline{S} \cdot A + S \cdot B$$

Exercise. Design a 4-to-1 multiplexor using two 2-to-1 multiplexors.