

22C:160/55:132 Homework 2 sample solutions

Chen Zhang

These are sample solutions, and there are other correct solutions too.

Question 1.

a) No additional components needed.

Fetch: IR \leq Memory[PC];
 PC \leq PC + 4;
Decode: A \leq Reg[IR[25:21]];
Execution: ALUOut \leq A + sign-extend(IR[15:0])
R-Type Completion: Reg[IR[15:11]] \leq ALUOut

b) No additional components needed.

Fetch: IR \leq Memory[PC];
 PC \leq PC + 4;
Decode: A \leq Reg[IR[25:21]];
 B \leq Reg[IR[20:16]] – assume these bits are all 0s
Execution: ALUOut \leq A + B
Completion: PC \leq ALUOut

c) A shift-left-16 component is needed for instruction[15:0] to multiplexer for ALU operand B.

Fetch: IR \leq Memory[PC];
 PC \leq PC + 4;
Decode: A \leq Reg[IR[25:21]]; – assume these bits are all 0s
Execution: ALUOut \leq A + shift-left-16(IR[15:0])
Completion: Reg[IR[20:16]] \leq ALUOut;

Question 2.

Figure 1 shows the data path of such a processor.

Fetch: IR \leq IMemory[PC];
 PC \leq PC + 6;
Decode: A \leq DMemory[IR[47:32]];
 B \leq DMemory[IR[31:16]]
Execution: ALUOut \leq A - B
Completion: DMemory[IR[31:16]] \leq ALUOut
 if (ALUOut < 0) PC \leq IR[15:0];

Figure 2 shows the state machine of this processor.




Figure 1: Datapath for 1-instruction processor

PCWrite = S0 +s3 MemRead = S1 MemWrite = S3 ALUOp = S2 IRWrite = S0

Question 3

add r3,r4,r2	F	D	X	M	W								
sub r5,r3,r1		O	O	F	D	X	M	W					
lw r6,200(r3)					F	D	X	M	W				
add r7,r3,r6						O	O	O	F	D	X	M	W

Achange in the order can save one cycle

add r3,r4,r2	F	D	X	M	W							
lw r6,200(r3)		O	O	F	D	X	M	W				
sub r5,r3,r1					F	D	X	M	W			
add r7,r3,r6						O	O	F	D	X	M	W




Figure 2: state machine